Agilent-technologies N5183A MXG Manual de usuario Pagina 182

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 366
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 181
172 Agilent N518xA, E8663B, E44x8C, and E82x7D Signal Generators Programming Guide
Programming the Status Register System
Status Groups
Data Questionable Frequency Condition Register
The Data Questionable Frequency Condition Register continuously monitors the hardware and
firmware status of the signal generator. Condition registers are read- only.
Data Questionable Frequency Transition Filters (negative and positive)
Specifies which types of bit state changes in the condition register set corresponding bits in the event
register. Changes can be positive (0 to 1) or negative (1 to 0).
Data Questionable Frequency Event Register
Latches transition events from the condition register as specified by the transition filters. Event
registers are destructive read- only. Reading data from an event register clears the content of that
register.
Table 4-9 Data Questionable Frequency Condition Register Bits
Bit Description
0 Synth. Unlocked. A 1 in this bit position indicates that the synthesizer is unlocked.
1 10 MHz Ref Unlocked. A 1 in this bit position indicates that the 10 MHz reference signal is unlocked.
2
a
a.In the N5181A and N5182A these bits are always set to 0.
1 GHz Ref Unlocked. A 1 in this bit position indicates that the 1 GHz reference signal is unlocked.
3
b
b.In the N5181A/82A/83A, E4428C, E8257D, and the E8663B, this bit is always set to 0.
Baseband 1 Unlocked. A 1 in this bit position indicates that the baseband generator is unlocked.
4 Unused. This bit is always set to 0.
5
b
Sampler Loop Unlocked. A 1 in this bit position indicates that the sampler loop is unlocked.
6
b
YO Loop Unlocked. A 1 in this bit position indicates that the YO loop is unlocked.
714 Unused. These bits are always set to 0.
15 Always 0.
Query: STATus:QUEStionable:FREQuency:CONDition?
Response: The decimal sum of the bits set to 1.
Commands:
STATus:QUEStionable:FREQuency:NTRansition <value> (negative transition) or
STATus:QUEStionable:FREQuency:PTRansition <value> (positive transition) where <value> is the
sum of the decimal values of the bits you want to enable.
Queries:
STATus:QUEStionable:FREQuency:NTRansition?
STATus:QUEStionable:FREQuency:PTRansition?
Query: STATus:QUEStionable:FREQuency[:EVENt]?
Vista de pagina 181
1 2 ... 177 178 179 180 181 182 183 184 185 186 187 ... 365 366

Comentarios a estos manuales

Sin comentarios