Agilent Technologies 85032B/E 50 Especificaciones Pagina 222

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 269
  • Tabla de contenidos
  • SOLUCIÓN DE PROBLEMAS
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 221
8712ET/ES and 8714ET/ES Theory of Operation
RF Network Analyzers System Theory
Service Guide 6-7
The TMS 34010 graphics system processor (GSP) is responsible for converting data from
the CPU into video signals to drive the A7 display assembly. It also produces an external
video output which is accessible from the rear panel and is VGA compatible.
A number of processors on the CPU assembly allow the analyzer to interface with the
outside world. The front panel processor handles inputs from the front panel keyboard and
large front panel knob.
The super I/O processor is used to provide the following interfaces:
The Floppy disk controller controls the 3.5" internal disk drive.
The DIN keyboard interface allows you to connect an external keyboard to the analyzer.
This is very useful when writing programs with IBASIC.
The Centronics interface allows the analyzer to control printers and plotters with a
parallel interface.
The RS-232 interface allows the analyzer to control printers and plotters that have a
serial interface.
The LAN interface provides a network connection for networking test stations
(instruments) to a server.
The GPIB interface allows the analyzer to be a system controller or a talker/listener on a
GPIB bus. In addition, there are two TTL outputs for a user bit and a limit test pass/fail
bit. There is also an external trigger input for sweep control.
The firmware for the analyzer is stored in two places. A bootROM contains low-level
firmware that allows the analyzer to run some power-on self-tests, and perform functions
such as loading firmware from a disk. The main firmware, which includes the analyzer's
operating system and additional self-tests, is stored in segmented EPROMs, along with the
correction constant data for the instrument. Both the bootROM and the main EPROMs are
flash EPROMs. They can be erased and reprogrammed without removing the CPU
assembly from the analyzer. Because the main EPROMs are segmented, upgrading
firmware or correction constants can be done independently.
The nonvolatile SRAM is used to store instrument-state and peripheral-state settings. It is
also used as a RAM disk by the save/recall functions, which refer to the nonvolatile SRAM
as “NON-VOL RAM DISK.” This nonvolatile SRAM is powered by a +12 V to +13 V supply
when the analyzer is in standby, and by a battery when the AC power is disconnected.
The CPU assembly also contains SIMM DRAM. This SIMM DRAM is used for volatile
storage of data and for use by IBASIC programs. The CPU board only accepts one SIMM
(32 MB of SIMM memory is installed at the factory).
Display Assembly (A7)
The display includes a monochrome 20.8-cm (9-inch) CRT and a matching driver board.
Video signals are produced by the A2 CPU assembly and sent to the A7 assembly for
display on the CRT. An intensity adjustment is accessible from the front panel. This is a
VGA compatible display with a horizontal scan rate of 31.41 kHz.
Vista de pagina 221
1 2 ... 217 218 219 220 221 222 223 224 225 226 227 ... 268 269

Comentarios a estos manuales

Sin comentarios