Agilent Technologies E8267D PSG Manual de usuario Pagina 31

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 34
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 30
Rear panel connectors (all connectors are BNC female unless otherwise noted)
1
Auxiliary interface (dual mode) Used for RS-232 serial communication and for master/slave source synchronization.
(9-pin subminiature female connector).
For master/slave operation, use Agilent part number 8120-8806 master/slave interface cable.
GPIB Allows communication with compatible devices
LAN Allows 10Base-T LAN communication
10 MHz input Accepts a 10 MHz external reference (timebase) input.
Nominal input impedance 50 Ω
Damage levels > +10 dBm
10 MHz output Outputs internal or external reference signal. Nominal output impedance 50 Ω. Nominal output power +10 dBm.
Sweep output (dual mode) Supplies a voltage proportional to the RF power or frequency sweep ranging from 0 volts at the start of
sweep to +10 volts (nom) at the end of sweep, regardless of sweep width.
During CW operation, supplies a voltage proportional to the output frequency, +10 volts (nom)
corresponding to the maximum specified frequency.
When connected to an Agilent 8757D scalar network analyzer (Option 007), generates a selectable
number of equally spaced 1 μs pulses (nom) across a ramp (analog) sweep. Number of pulses can be set
from 101 to 1601 by remote control from the 8757D.
Output impedance: < 1 Ω (nom), can drive 2 kΩ.
Stop sweep in/out Open-collector, TTL-compatible input/output. In ramp sweep operation, provides low level (nominally 0 V)
during sweep retrace and bandcross intervals, and high level during the forward portion of the sweep.
Sweep will stop when grounded externally; sweep will resume when allowed to go high.
Trigger output (dual mode) Outputs a TTL signal. High at start of dwell, or when waiting for point trigger; low when dwell is over or
point trigger is received. In ramp sweep mode, provides 1601 equally-spaced 1μs pulses (nom) across a
ramp sweep. When using LF Out, provides 2 μs pulse at start of LF sweep .
Trigger input Accepts 3.3V CMOS signal for triggering point-to-point in manual sweep mode, or to trigger start of LF
sweep. Damage levels ≥ +10 V or ≤ –4 V.
Source module interface Agilent 83550 Series mm source modules: Provides bias, flatness correction and leveling connections.
OML SxxMS-AG mm source modules: Provides power to the module and returns frequency multiplication
information from the module.
Source settled Provides an output trigger that indicates when the signal generator has settled to a new frequency or
power level. High indicates source not settled, Low indicates source settled.
Z-axis blank/markers During ramp sweep, supplies +5 V (nom) level during retrace and bandswitch intervals.
Supplies –5 V (nom) level when the RF frequency is at a marker frequency.
10 MHz EFC (Option UNX or UNY) Accepts an external DC voltage, ranging from –5 V to +5 V, for electronic frequency
control (EFC) of the internal 10 MHz reference oscillator. This voltage inversely tunes the oscillator about
its center frequency approximately –0.07 ppm/V. The nominal input impedance is greater than 1 MΩ.
.25 – 3.2 GHz coherent carrier output Outputs RF signal modulated with FM or φM but not I/Q, AM or pulse; nominal power 0 dBm; frequency
range from 250 MHz to 3.2 GHz; not useful for output frequency > 3.2 GHz; damage levels 20 V
DC
and 13
dBm reverse RF power; (SMA female)
Baseband generator clock input Accepts a sine or square wave PECL clock input with a frequency range of 200 to 400 MHz (resulting in
sample rates of 50 MSa/s to 100 MSa/s); the recommended input level is approximately 1 Vpeak-to-peak
for a square wave and 0 dBm to 6 dBm for a sine wave; allows the baseband generators of multiple signal
generators to run off the same clock
Burst gate input Accepts signal for gating burst power for use with internal baseband generator (Option 602); the burst
gating is used for externally supplying data and clock information; the input signal must be synchronized
with the external data input that will be output during the burst; the burst power envelope and modulated
data are internally delayed and re-synchronized; the input signal must be CMOS high for normal burst RF
power or CW RF output power and CMOS low for RF off; damage levels are > +5.5 V and < –0.5 V
ALC Hold This female BNC connector is a TTL-compatible input that controls ALC action with bursted I/Q signals
from an arbitrary waveform generator (AWG). A high signal allows the ALC to track the RF signal and
maintain constant RF output level as the I/Q inputs vary. A low input signal allows the ALC to be held
for a brief time (< 1 s) and not track the RF signal. When driving the external I/Q inputs from an external
AWG supplying a bursted waveform, the ALC Hold line should be driven from a marker output from the
AWG that is high when the bursted signal is at the proper level and low when the bursted signal is not at
the proper level. Damage levels are > 5.5 V and < –0.5 V.
1 GHz Ref Out This female SMA connector (requires Option UNX or UNY) provides a 1 GHz output that is 100 times the
frequency of the internal or external 10 MHz reference. The nominal output impedance is 50 Ω. When not
in use, this connector must be terminated with a 50 Ω load.
1. Digital inputs and outputs are 3.3 V CMOS unless indicated otherwise. Inputs will accept 5 V CMOS, 3 V CMOS, or TTL voltage levels.
31
Vista de pagina 30
1 2 ... 26 27 28 29 30 31 32 33 34

Comentarios a estos manuales

Sin comentarios