Agilent Technologies ESG Guía de usuario Pagina 201

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 502
  • Tabla de contenidos
  • SOLUCIÓN DE PROBLEMAS
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 200
Chapter 6 185
BERT Testing
Bit Error Rate Tester–Option UN7
Clock Gate Function
When you use the clock gate function, the clock signal to the BER CLK IN connector is valid
only when the clock gate signal to the BER GATE IN connector is ON.
Press the Clock Gate Off On softkey to toggle the clock gate function off and on.The Clock Gate
Polarity Neg Pos
softkey sets the input polarity of the clock gate signal supplied to the rear
panel BER GATE IN connector. When you select
Pos (positive), the clock signal is valid when
the clock gate signal is high; when you select
Neg (negative), the clock signal is valid when the
clock gate signal is low.
The following figure shows an example of the clock gate signal.
Figure 6-19
When the
Clock Gate Off On softkey is set to Off:
The clock signal in both “A” and “B” parts is effective and no gate function is required.
Therefore, the bit error rate is measured using the clock and data signal in both “A” and
“B” parts.
When the
Clock Gate Off On softkey is set to On, and the Clock Gate Polarity Neg Pos softkey
is set to
Pos:
The clock signal in “A” part is effective. Therefore, the bit error rate is measured using the
clock and data signals in “A” part.
When the
Clock Gate Off On softkey is set to On, and the Clock Gate Polarity Neg Pos softkey
is set to
Neg:
The clock signal in “B” part is effective. Therefore, the bit error rate is measured using the
clock and data signals in “B” part.
Vista de pagina 200
1 2 ... 196 197 198 199 200 201 202 203 204 205 206 ... 501 502

Comentarios a estos manuales

Sin comentarios